收藏本站

DE1 User Manual
Chapter 4
Using the DE1 Board
This chapter gives instructions for using the DE1 board and describes each of its I/O devices.
4.1 Configuring the Cyclone II FPGA
The procedure for downloading a circuit from a host computer to the DE1 board is described in the
tutorial Quartus II Introduction . This tutorial is found in the DE1_tutorials folder on the DE1
System CD-ROM, and it is also available on the Altera DE1 web pages. The user is encouraged to
read the tutorial first, and to treat the information below as a short reference.
The DE1 board contains a serial EEPROM chip that stores configuration data for the Cyclone II
FPGA. This configuration data is automatically loaded from the EEPROM chip into the FPGA each
time power is applied to the board. Using the Quartus II software, it is possible to reprogram the
FPGA at any time, and it is also possible to change the non-volatile data that is stored in the serial
EEPROM chip. Both types of programming methods are described below.
1. JTAG programming: In this method of programming, named after the IEEE standards Joint
Test Action Group , the configuration bit stream is downloaded directly into the Cyclone II
FPGA. The FPGA will retain this configuration as long as power is applied to the board;
the configuration is lost when the power is turned off.
2. AS programming: In this method, called Active Serial programming, the configuration bit
stream is downloaded into the Altera EPCS4 serial EEPROM chip. It provides non-volatile
storage of the bit stream, so that the information is retained even when the power supply to
the DE1 board is turned off. When the board's power is turned on, the configuration data in
the EPCS4 device is automatically loaded into the Cyclone II FPGA.
The sections below describe the steps used to perform both JTAG and AS programming. For both
methods the DE1 board is connected to a host computer via a USB cable. Using this connection, the
board will be identified by the host computer as an Altera USB Blaster device. The process for
installing on the host computer the necessary software device driver that communicates with the
USB Blaster is described in the tutorial Getting Started with Altera's DE1 Board . This tutorial is
available on the DE1 System CD-ROM and from the Altera DE1 web pages.
Configuring the FPGA in JTAG Mode
24
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
P100-001 ADAPTER DB9F TO DB25M 1'
P2041RDB-PA BOARD REFERENCE DESIGN P2041
P25E-060S-EA CONN SOCKET 60POS .050" GOLD
P25E-100S-EA CONN SOCKET 100POS .050" GOLD
P25LE-068S-DA CONN SOCKET 68POS .050" GOLD
P302-06I-R CABLE SPLITTER DB15 M-2F 6"
P302-06I CABLE SPLITTER DB15 M-2F 6"
P402-006-R CABLE SERIAL MODEM DB25F/M 6'
相关代理商/技术参数
P0531961H 制造商:EUDYNA 制造商全称:Eudyna Devices Inc 功能描述:1.9 GHz band Power Amplifier Module
P0531981H 制造商:EUDYNA 制造商全称:Eudyna Devices Inc 功能描述:1.9 GHz band Power Amplifier Module
P0537242 制造商:FCI 功能描述:.112 X 3/4 SCREW
P054-006 功能描述:交流电源线 AC POWER CORD SCHUKO CEE RoHS:否 制造商:Schaffner 地区:North American 插头:NEMA 5-15P 插座:C13 Locking 功率额定值:2500 W 电流额定值:10 A 线规 - 美国线规（AWG）:18 电压额定值:250 V 长度:6 ft 屏蔽: 外壳颜色:Black
P054-008 制造商:Tripp Lite 功能描述:8 FT. POWER CORD (IEC-320-C13 TO SCHUKO CEE 7/7) - Bulk
P0544 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners
P0544NL 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners
P0544NLT 功能描述:变压器音频和信号 XFMRS SM GATE DRIVE RoHS:否 制造商:Skyworks Solutions, Inc. 频率范围:810 MHz to 960 MHz 初级线圈阻抗: 次级线圈阻抗: 绝缘电压:23 dB 工作温度范围:- 40 C to + 85 C 端接类型:SMD/SMT 尺寸:6 mm L x 4.9 mm W x 1.6 mm H 产品:Splitters and Combiners